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Abstract
Vilamb provides efficient asynchronous system-
redundancy for direct access (DAX) non-volatile
memory (NVM) storage. Production storage deploy-
ments often use system-redundancy in form of page
checksums and cross-page parity. State-of-the-art
solutions for maintaining system-redundancy for DAX
NVM either incur a high performance overhead or
require specialized hardware. The Vilamb user-space
library maintains system-redundancy with low overhead
by delaying and amortizing the system-redundancy
updates over multiple data writes. As a result, Vilamb
provides 3–5× the throughput of the state-of-the-art
software solution at high operation rates. For ap-
plications that need system-redundancy with high
performance, and can tolerate some delaying of data
redundancy, Vilamb provides a tunable knob between
performance and quicker redundancy. Even with the
delayed coverage, Vilamb increases the mean time to
data loss due to firmware-induced corruptions by up to
two orders of magnitude in comparison to maintaining
no system-redundancy.
1 Introduction
Non-volatile memory (NVM) storage combines
DRAM-like access latencies and granularities with disk-
like durability [1, 10, 11, 39, 54]. Direct access (DAX)
to NVM data exposes raw NVM performance to appli-
cations. Applications using DAX map NVM files into
their address spaces and access data with load and store
instructions, eliminating system software overheads as-
sociated with conventional storage interfaces.
Production storage demands fault tolerance in addi-
tion to non-volatility and performance. Whereas some
fault tolerance mechanisms extend to DAX NVM stor-
age trivially (e.g., background scrubbing), others do not.
In particular, mechanisms for resilience against device-
firmware-bug-induced data corruption fit poorly. FS-
level page checksums enable detection of firmware-bug-
induced data corruption, and cross-page redundancy en-
ables recovery from such corruptions [6,7,29,53,60]. We
use system-redundancy to refer to FS level checksums
and cross-page redundancy.
Maintaining system-redundancy for DAX NVM stor-
age, without forfeiting its performance benefits, is chal-
lenging for two reasons. First, accesses via load and
store instructions bypass system software, removing the
straightforward ability to detect and act on data changes
(e.g., to update system-redundancy). Second, NVM’s
cache-line granular writes increase the overhead of up-
dating system-redundancy (e.g., checksums) that is usu-
ally computed over sizeable data regions (e.g., pages) for
effectiveness and space efficiency.
The state-of-the-art solution for DAX NVM system-
redundancy is the Pangolin library [69]. Pangolin ad-
dresses the challenge of system software bypass by re-
quiring applications to use its transactional API. This
enables Pangolin to mediate and act on data accesses
To address the incongruence in DAX write and system-
redundancy granularities, Pangolin introduces micro-
buffering and per-object checksums. Pangolin buffers
application writes in DRAM and updates the NVM only
on transaction commits. This buffering also enables
Pangolin to use data diffs to make system-redundancy
updates more efficient.
Even with Pangolin’s well-optimized design, syn-
chronous system-redundancy updates incur significant
overhead. For example, Fig. 1 shows that Pangolin re-
duces key-value insert throughput by 10–20% at low
insert rates, compared to a No-Redundancy baseline,
and by up to 80% at high rates. Fundamentally, any
software-based synchronous approach will struggle with
high throughput updates because it must update system-
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Figure 1: Throughput for a PMDK key-value store when using
three system-redundancy options, as a function of the number of
threads performing PMDK’s insert-only benchmark workload.
(Details in § 4.3; RBtree results shown here.)
redundancy on every operation. A recently proposed
specialized hardware controller offers low-overhead syn-
chronous DAX NVM system-redundancy [33], but it is
unlikely to be available in systems soon.
This paper describes Vilamb, a user-space library for
efficient asynchronous DAX NVM system-redundancy.
Vilamb moves system-redundancy updates out of the crit-
ical path and delays them to amortize the overhead over
multiple data updates. Delaying the system-redundancy
updates creates a configurable trade-off between the de-
lay before updated data is covered and performance.
Fig. 1 shows that updating system-redundancy every sec-
ond with Vilamb reduces the No-Redundancy throughput
by only 6%, even at the highest throughput level; this
corresponds to 5× higher throughput than Pangolin. Al-
though Vilamb leaves a fraction of data briefly uncov-
ered, it increases the mean time to data loss (MTTDL)
due to firmware-induced corruptions by 112× over No-
Redundancy for this benchmark.
Unlike Pangolin, Vilamb does not require applications
to adopt a particular access interface to identify data
updates. Instead, Vilamb repurposes page table dirty
bits to efficiently identify of data updates. Vilamb marks
pages with updated system-redundancy as clean and iden-
tifies pages with outdated system-redundancy by check-
ing their dirty bit. We implement a kernel module that Vil-
amb uses for batched fetching and clearing for dirty bits.
Vilamb ensures atomic and consistent system-redundancy
updates for all dirty pages by using shadow copies of
dirty bits and leveraging batteries that are common in
production environments [18, 22, 31, 32, 37, 46, 63, 64].
Extensive evaluation with eight macro- and micro-
benchmarks demonstrate Vilamb’s efficacy. Vilamb with
a 1 sec delay between system-redundancy updates re-
duces single-threaded Redis’ YCSB throughput by only
1.6–17%, compared to 13–18% for Pangolin. Increasing
the delay to 10 seconds further reduces Vilamb’s over-
head to 0.1–6%. Similar to Fig. 1, Vilamb offers 3–5×
higher throughput than Pangolin at high insert rates for
all five of Intel’s PMDK key-value stores. By protecting
the clean pages from firmware-bug-induced corruption,
Vilamb increases the MTTDL over No-Redundancy. For
example, Vilamb with a 1 sec system-redundancy up-
date period increases Redis’ MTTDL by 15× and 74×
over No-Redundancy for a write-heavy and ready-heavy
YCSB workload, respectively. Detailed timing break-
downs with fio microbenchmarks and battery cost analy-
sis confirm Vilamb’s design decisions.
This paper makes three primary contributions. First,
it identifies asynchronous system-redundancy as an im-
portant addition to the toolbox of DAX NVM system-
redundancy solutions. Second, it describes Vilamb’s effi-
cient delayed system-redundancy design that improves
performance for applications that can tolerate delayed
coverage. Third, it quantifies Vilamb’s efficacy, cost, and
reliability via extensive evaluation with eight macro- and
micro-benchmarks.
2 Background and Related Work
This section provides background on direct-access
(DAX) NVM and system-redundancy, and the challenges
that DAX poses for maintaining system-redundancy. It
then describes the solution space and how Vilamb and
related work fit into it.
2.1 Direct-Access (DAX) NVM
NVM refers to a class of memory technologies that
have access latencies comparable to DRAM and that
retain their contents across power outages like disks.
Various NVM technologies, such as 3D-XPoint [1, 27],
Memristors [11], PCM [39, 54], and battery-backed
DRAM [10, 15], are either already in-use or expected
to be available soon. In this paper, we focus on NVM
that is accessible like DRAM DIMMs rather than like a
disk [45]. That is, NVM that resides on the memory bus,
with load/store accessible data that moves between CPU
caches and NVM at a cache-line granularity. Although
applications can continue to access NVM via conven-
tional FS interface, doing so incurs the overhead of sys-
tem calls, and (potentially) data copying and inefficient
general-purpose file system code [14, 19, 30, 61, 65, 66].
The DAX interface to NVM eliminates system soft-
ware overheads, enabling applications to leverage raw
NVM performance. With DAX, applications map NVM
pages into their address spaces and access persistent
data via load and store instructions. File systems that
map a NVM file into the application address space
(bypassing the page cache) on a mmap system call are
referred to as DAX file systems and said to support
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DAX-mmap [19, 40, 67]. DAX is widely used for
adding persistence to conventionally volatile in-memory
DBMSs [41, 52, 56, 70] and is poised as the “killer use-
case” for NVM.
DAX-mmap helps applications realize NVM perfor-
mance benefits, but requires careful reasoning to en-
sure data consistency. Volatile processor caches can
write-back data in arbitrary order, forcing applications
to use cache-line flushes and memory fences for dura-
bility and ordering. Transactional NVM access libraries
ease this burden by exposing simple transactional APIs
to applications and ensuring consistency on their be-
half [8, 13, 24, 26, 62]. Alternatively, the system can
be equipped with enough battery to allow flushing of
cached writes to NVM before a power failure [44,49,72];
our work assumes this option.
2.2 System-Redundancy
Many production storage systems implement system-
redundancy, in the form of FS level page checksums and
cross-page redundancy, to protect against firmware-bug-
induced data corruption [21,53,58,71]. Device firmwares
are susceptible to bugs, like any software, because of their
complex functionalities, such as address translation and
wear leveling. A class of these bugs, namely lost write
bugs and misdirected read or write bugs, can cause data
corruption [6, 7, 29, 53, 60]. Lost write bugs cause the
firmware to incorrectly consider a write as completed
without actually writing the data on to the device media.
Misdirected read or write bugs cause the firmware to
access (read or write) data at a wrong location on the
device media.
Firmware bugs can corrupt data that an application is
actively accessing as well as data at rest. An example of
a firmware bug affecting actively accessed data would be
a misdirected read bug that causes the firmware to return
incorrect data for an application read. On the other hand,
lost write or address mapping bugs that are triggered
when the firmware is performing wear-leveling could
corrupt data at rest.
Storage systems can detect and recover from firmware-
bug-induced corruption using system-redundancy [43,
53, 71]. For example, a FS can store and access page
checksums separately from the data, making it unlikely
for a firmware bug to affect both the data and its FS-level
checksum in the same manner. An FS-level checksum
mismatch can then flag firmware-bug-induced corruption,
which the FS can recover from by using cross-page parity.
Many storage systems implement system-redundancy
in addition to a variety of other fault-tolerance mech-
anisms [21, 23, 28, 34, 38, 48, 57, 67, 71]. In particu-
lar, storage systems implement system-redundancy even
in the presence of device-level error correcting codes
(ECCs) [9, 35, 68]. ECCs are designed for, and effective
against, random bit flip induced corruption. However,
they are ineffective against most firmware-bug-induced
corruption, because they are computed, stored, and ac-
cessed as a single unit with the data at a very low level
of the device’s firmware or hardware.
2.3 System-Redundancy for DAX NVM
Production NVM storage deployments will require
similar levels of fault-tolerance as conventional storage
deployments, including system-redundancy. Unsurpris-
ingly, recently proposed NVM storage system designs
include system-redundancy [33,50,67,69]. Among these
proposals, file systems like Nova-Fortis [67] and Plexi-
store [50] implement system-redundancy only for data
that is accessed via the FS interface.
Maintaining system-redundancy for DAX NVM is
challenging for two reasons: (i) hardware controlled data
movement, and (ii) cache-line granular writes.
Hardware Controlled Data Movement: Applications’
data writes to DAX NVM bypass system software. This
lack of software control makes it challenging for the stor-
age software to identify updated NVM pages for which
it needs to update system-redundancy.
Cache-line Granular Writes: Incongruence in the size
of DAX writes and the size of pages over which system-
redundancy is usually maintained increases the overhead
of maintaining system-redundancy. Most storage sys-
tems maintain system-redundancy over sizeable blocks
(e.g., 4K page checksums) for space efficiency. Cache-
line granular writes require reading (at least) an entire
page to update the system-redundancy. Whereas RAID
systems solve a similar “small write” problem by reading
the data before updating it [47], a DAX NVM storage
system software cannot use this solution. As discussed
above, direct access to NVM bypasses system software,
prohibiting the use of pre-write values for incremental
system-redundancy updates.
2.4 Related Work: Solution Design Space
Table 1 summarizes the design space of DAX NVM
system-redundancy solutions and the tradeoffs among
the three options (including Vilamb) in the toolbox.
Pangolin [69] is a user-space library that maintains
DAX NVM system-redundancy synchronously by requir-
ing applications to explicitly inform it about their data
updates; applications piggyback these notifications on
Pangolin’s transactional interface. Pangolin offers strong
coverage (immediate system-redundancy updates and
verification) and does not require any specialized hard-
ware resources (because it is a software-based solution).
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Solution CoverageGuarantees
Performance
Overhead
Programming
Model
Specialized Hardware
Requirement
Pangolin [69] Strong Medium-to-High Restrictive None
Tvarak [33] Strong Negligible Non-Restrictive Yes
Vilamb Configurable Configurable Non-Restrictive None
Table 1: Solutions for DAX NVM system-redundancy and their trade-offs.
Pangolin addresses the mismatch of fine-grained DAX
updates with large checksum ranges by requiring explicit
object definitions and maintaining per-object checksums
instead of per-page checksums.
Pangolin is well-tuned, including several overhead-
reducing mechanisms, making it the state-of-the-art for
an in-line software-only solution. Yet, Pangolin still in-
curs significant performance overhead (up to 80%) in
many cases. Fundamentally, Pangolin’s synchronous
system-redundancy update design requires updating
system-redundancy at the same rate at which an object is
being modified; this becomes costly for the high update
rates enabled by NVM. Pangolin’s per-object check-
sums also incur higher space overhead for small data
objects. Also, importantly, Pangolin only works for ap-
plications that can be and are modified to use its object-
based transactional interface. Applications that manage
NVM data themselves using other data models, such as
NVM-optimized databases [3], may not be easily fit to
Pangolin’s interface.
Tvarak [33] is a hardware controller co-located with
the last level cache (LLC) that the FS can offload system-
redundancy maintenance work onto. Tvarak is able to
identify data updates by the virtue of being interposed
in the data path. Tvarak offers synchronous system-
redundancy updates and verification, does not restrict
applications to any specific library/API, and is low-
overhead. However, it requires specialized hardware
resources, including a controller, on-controller cache,
and shared LLC partitions. The need for dedicated (and
newly proposed) hardware resources implies that Tvarak
is not available for immediate use, and may not be part of
commodity servers for many years. Further, Tvarak intro-
duces cache-line granular checksums for DAX-mapped
data, increasing the space overhead.
Prioritizing strong coverage at the expense of per-
formance and a restrictive programming model (with
Pangolin [69]), or cost and near-term availability (with
Tvarak [33]), will not be the preferred choice for all ap-
plications. Many applications prioritize performance and
use storage systems wherein some of the fault-tolerance
mechanisms (e.g., remote replication or even persistence)
are asynchronous—the fault-tolerance is still desired, and
the more coverage the better, but not at a high perfor-
mance cost [16, 28, 34, 48].
Vilamb is a software library that embraces an asyn-
chronous approach to updating system-redundancy for
updated data. Like other asynchronous redundancy-
update approaches, it identifies and completes required
system-redundancy updates in the background. Indeed, it
does both aspects (identifying and updating) outside the
critical path of application accesses. As such, Vilamb can
provide low-overhead DAX NVM system-redundancy.
Also, Vilamb does not impose any programming model
restrictions and does not require any specialized hardware
resources. But, Vilamb reduces the data coverage guar-
antees by delaying system-redundancy updates. Specifi-
cally, recently modified pages may not be covered when
a firmware bug affects them. So, Vilamb can be a good
option when applications desire high performance and/or
are not a good fit for Pangolin-like API. and view partial
system-redundancy coverage is as better than none.
3 Vilamb Design and Implementation
This section begins by describing Vilamb’s design
elements: delayed system-redundancy updates and re-
purposing of dirty bits. It then describes the effect of
Vilamb’s design on resilience against different failures
and ends with Vilamb’s implementation details.
3.1 Asynchronous System-Redundancy
Vilamb asynchronously maintains per-page checksums
and cross-page parity for DAX NVM storage. A back-
ground thread periodically updates system-redundancy
for pages which have been written to since Vilamb last
updated their system-redundancy. By delaying system-
redundancy updates, Vilamb amortizes the overhead over
multiple cache-line writes to the same DAX NVM page.
Fig. 2 illustrates how Vilamb reduces work for per-
page checksums (cross-page parity is not shown in the
example, but is updated at the same time as the page
checksum). The figure shows a DAX NVM page and
its checksum; the checksum can either be up-to-date (3)
or outdated (x). In the initial state, the checksum is up-
to-date with the data. The first write to the page makes
the checksum stale. Instead of updating the checksum
immediately, Vilamb delays the update until after two
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DAX NVM Page
Checksum: Up-to-date(✓) 
or Outdated(x)?
Initial 
State
✓
Vilamb Computes 
Checksum
x x x ✓
Time
Figure 2: Delayed Checksum Computation Example – By
computing per-page checksums asynchronously, Vilamb amor-
tizes the computation overhead over multiple cache-line writes
to the same NVM page.
more writes. By delaying the update Vilamb performs
a single checksum (and parity, not shown in the figure)
computation, instead of three.
Vilamb scrubs the data using a separate background
thread to detect data corruption. Upon mismatch between
the page data and checksum for a clean page, Vilamb
raises an error and halts the program. The OS can recover
corrupted pages using the parity pages, with potential re-
mapping to different physical pages [67, 69].
3.2 Repurposing Dirty Bits
The conventional use-case of dirty bits is irrelevant for
DAX NVM pages, making them available for repurpos-
ing. The dirty bit is conventionally used to identify up-
dated, or “dirtied”, in-memory pages that the storage sys-
tem needs to write back to persistent storage. In case of
DAX NVM storage, the file system maps NVM-resident
files into application address spaces using the virtual
memory system [19, 40]. Consequently, even though
each mapped page has a corresponding dirty bit, the con-
ventional semantic of these dirty bits is irrelevant because
the pages already reside in persistent NVM storage.
Vilamb repurposes dirty bits to identify pages that
have been written to since Vilamb last updated their
system-redundancy. When a file is first DAX mapped,
its pages’ dirty bits are clear and system-redundancy is
up-to-date (potentially updated during initialization for
newly created files). A page write, which causes its
system-redundancy to become stale, sets the page’s dirty
bit. In each successive invocation, Vilamb’s background
thread updates the system-redundancy only for pages
with their dirty bit set and then clears the corresponding
dirty bits again.
Shadow Dirty Bits: Vilamb carefully orchestrates the
non-atomic two-step process of updating a page’s system-
redundancy and clearing its dirty bit; performing these
steps without any safeguard is incorrect. Clearing the
dirty bit after updating the system-redundancy is incor-
rect because an interleaved application access can invali-
date the system-redundancy. Reversing the order is not
safe either. A checksum verification (e.g., in a scrub-
bing thread) after the dirty bit is cleared, but before the
checksum is updated, would cause a spurious checksum-
mismatch. Vilamb makes a persistent shadow copy of the
dirty bit before clearing it, and clears this shadow copy
only after completing the redundancy update. If either of
the dirty bit or its shadow copy is set for a page, Vilamb
knows that the page’s redundancy is outdated.
3.3 Failure Coverage
Vilamb’s asynchronous approach to system-
redundancy introduces a tunable window of vulnerability.
Pages that an application writes to remain susceptible
to corruption until Vilamb updates their system-
redundancy. We describe the implication of this window
of vulnerability for different kinds of failures below.
Page Corruption: System-redundancy’s primary goal
is to protect data from firmware-bug-induced corruption.
Additionally, system-redundancy also protects from ran-
dom bit flip induced corruptions, though on-device ECCs
are already expected to address those. Vilamb’s delayed
checksums would detect corruption to all but recently
written (dirty) pages. We illustrate this with an example
lost write bug triggered in three different scenarios.
Consider a firmware that uses an on-device write-back
cache and that suffers from a bug wherein the firmware
(infrequently) “forgets” to destage some data from the
cache to the device media. (1) For the first scenario, con-
sider an application write that is evicted from the CPU
caches to the NVM device, is stored in the on-device
write-back cache, and then lost by the firmware before
Vilamb updates the corresponding page’s checksum. This
would lead to a silent corruption because Vilamb would
use the incorrect (old) data to compute the checksum.
(2) For the second scenario, consider that Vilamb up-
dates the page’s checksum before the firmware bug is
triggered (i.e., while the data is in the CPU caches or in
the on-device cache). Vilamb would update the check-
sum correctly in this scenario and detect the subsequent
corruption because of a data checksum mismatch at a
later point. (3) For the third scenario, imagine the bug
affects a clean page while the firmware is performing
wear leveling. Vilamb would be able to detect this data
loss in its scrubbing thread.
Among the pages that Vilamb detects as corrupted,
Vilamb can recover those that belong to stripes with all
clean pages (and hence, an up-to-date parity). Any dirty
page in a stripe invalidates the parity. Thus, even if the
corrupted page is itself clean, Vilamb can recover it only
if all other pages in its stripe are also clean.
Power Failures: Vilamb avoids any inconsistencies
between data and its system-redundancy by ensuring
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Virtual Memory System FS DAX mmap()
Vilamb Userspace Library
(per-page checksums, and cross-page parity)
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Figure 3: Vilamb’s Implementation: The user space library
performs the checksum and parity computations with a period
that is set by the application. The kernel module checks and
clears the dirty bits when requested by the user space library.
that the system-redundancy is made up-to-date if there
is a power failure. To that end, Vilamb leverages bat-
tery backups that are common in production environ-
ments [18,22,23,31,32,37,63]. Conventional storage sys-
tems use batteries to flush DRAM to a persistent medium
upon a power failure [18,23,31,32]. NVM does not need
batteries to make its contents persistent, because they are
already persistent. Vilamb instead leverages the battery
backup to update system-redundancy upon a power fail-
ure, ensuring that no pages are left uncovered. Given that
batteries are also used to address other issues, including
brief power losses and spikes [46], we believe that Vil-
amb can exploit them for updating system-redundancy.
NVM DIMM Failures or Machine Failures: Vil-
amb’s system-redundancy is not intended for protec-
tion against DIMM or machine failures; the storage
system can protect against these using remote replica-
tion [59,70]. Being a machine-local fault-tolerance mech-
anism, system-redundancy, independent of its implemen-
tation, is ineffective against machine failures. For DIMM
failures, Vilamb’s asynchronous system-redundancy de-
sign makes it unable to reconstruct the fraction of the
pages in the failed DIMM that belonged to a stripe with
outdated system-redundancy. Although the storage sys-
tem could still recover a large fraction of the data (§ 4.8),
it would need other redundancy to recover the remaining
data.
3.4 Implementation
We implement Vilamb as a user-space library. The
library exposes an API that applications can use to con-
figure the nature of system-redundancy (e.g., type of
checksum and number of pages in a stripe) and its up-
date frequency. The library uses a periodic background
thread that checks and clears the dirty bits using new sys-
tem calls that we implement, and performs the system-
redundancy updates for the dirty pages. Our implemen-
tation uses a stripe size of five pages by default, with
four consecutive data pages and one parity page. The
stripes are statically determined at the time of initializa-
tion. Fig. 3 shows the components of our implementation.
New System Calls: We implement two new system
calls, getDirtyBits and clearDirtyBits, to check
and clear the dirty bits for pages in a memory range,
respectively. getDirtyBits returns a bitvector that
has the dirty bits for pages in the input memory range.
clearDirtyBits accepts a dirty bitvector as its parame-
ter in addition to a memory range. It clears the dirty bit
for a page in the memory range only if the corresponding
bit is set in the input dirty bitvector. Since Vilamb is
unaware of pages dirtied in between the checking and
clearing and will not update their system-redundancy,
it uses this input dirty bitvector for clearDirtyBits to
clear the dirty bits only for pages that were dirty when
initially checked.
Batched Checking and Clearing: Vilamb checks
and clears dirty bits for multiple NVM pages (e.g., 512
in our experiments) as a batch for efficiency. Both check-
ing and clearing of dirty bits require a system call and
traversing the hierarchical page table; clearing dirty bits
further requires invalidating the corresponding TLB en-
tries. Each of these is a costly operation, as evinced by
prior research [2], and demonstrated by our experiments
(§ 4.6). Batching allows pages to share the system call,
fractions of the page table walk, and the TLB invalida-
tion. We found that batching reduced the amount of time
spent in checking/clearing dirty bits by up to two orders
of magnitude.
Algorithm: Algorithm 1 details the steps that Vil-
amb’s background thread performs on each invocation.
Vilamb loops over all the N pages in a given DAX NVM
file in increments of B pages; B being the batch size for
which Vilamb checks the dirty bits using a single system
call (Line 2). Vilamb stores a persistent shadow copy of
the dirty bits (Line 3) and then clears them (Line 6). Vil-
amb updates the checksum of each dirty page (Line 12),
and the parity of a group of P pages if either of them is
dirty (Line 16). Vilamb stores the checksums and par-
ity separately from the data (Fig. 3) and then clears the
shadow copy of the dirty bits (Line 20). Vilamb then
updates a meta-checksum (checksum of the page check-
sums) after every iteration (Line 22 and Fig. 3).
As a performance optimization, instead of storing a
shadow copy of the dirty bit for each page, we use a single
dirty bitvector of size B along with the current batch’s
starting page number (Line 3 and Line 4). Together, the
starting page number and the dirty bitvector copy suffice
to store shadow copies of the dirty bits for pages in the
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Algorithm 1: System-Redundancy Update Thread
Parameter :Batch Size, B
Parameter :Number of Pages in File, N
Parameter :Number of Pages in a Parity Group, P
1 for i← 0 to N increment by B do
2 dirtyBitvector← checkDirtyBits(i, i+B);
3 dirtyBitvectorCopy← dirtyBitvector;
4 currentBatchStartingPage← i;
5 memoryFence;
6 clearDirtyBits(i, i+B, dirtyBitvector);
7 for j← i to i+B increment by P do
8 for k← j to j+P increment by 1 do
9 updateParity← False;
10 if bitIsSet(dirtyBitvector, k− i) then
11 updateParity← True;
12 computePageChecksum(k);
13 end
14 end
15 if updateParity then
16 computeParity( j, j+P);
17 end
18 end
19 memoryFence;
20 dirtyBitvectorCopy← 0;
21 end
22 computeMetaChecksum();
current batch; pages not in the current batch do not need
a shadow copy of their dirty bits because their dirty bits
are not being cleared. Having a single dirty bitvector
improves performance by reducing cache pollution.
Vilamb’s redundancy verification thread (i.e., the
scrubbing thread) computes and verifies the checksum
only for pages that are clean, i.e., they have neither their
dirty bit nor their shadown dirty bit set. If the checksum
verification succeeds, the thread moves to the next page.
In case of a checksum mismatch, the scrubbing thread
re-checks whether the page is clean. This second check
is to ensure that the page was not modified after the first
check but before the checksum verification. If the second
check also indicates that the page is clean, the scrubbing
thread raises a signal to halt the application. The file
system can then recover the page, if it belongs to a clean
stripe (we have not implemented recovery).
Leveraging Hardware Support: Our implementa-
tion of Vilamb leverages hardware-support whenever
possible. We use CRC-32C checksums and employ the
crc32q instruction when available. Similarly, we use
SIMD instructions for computing the parity whenever
possible (e.g., by operating on 256-byte words in our
experiments). We never flush cache lines for persis-
tence because we assume battery-backed servers. We
do, however, use fences to ensure ordering between up-
dates. For example, the fence at Line 5 ensures that the
shadow copy of the dirty bits and current batch’s start-
ing page number writes are completed before the dirty
bits are cleared. Similarly, the fence at Line 19 ensures
that system-redundancy is written before the dirty bits’
shadow copy is cleared. We extend the same perfor-
mance benefits (e.g., no cache line flushes and SIMD
parity computations) to the alternatives that we compare
Vilamb with in our evaluation.
4 Evaluation
This section evaluates Vilamb and compares it to No-
Redundancy and Pangolin, using eight macro- and micro-
benchmarks. No-Redundancy serves as the baseline,
providing the best performance but not implementing
any system-redundancy. Pangolin is a state-of-the-art
userspace library that updates system-redundancy when
applications commit their data writes to NVM.
We obtained Pangolin’s code from the authors and run
it with checksum and parity updates enabled but check-
sum verification disabled (referred to as Pangolin-MLPC
in the Pangolin paper [69]). We run Vilamb also with
checksum and parity updates enabled and checksum ver-
ification disabled. As shown in the evaluation of Pan-
golin [69], and confirmed by our experiments, checksum
verification via scrubbing at reasonable frequencies in-
curs negligible overhead. Pangolin can also verify check-
sums on object reads, which Vilamb cannot, but doing so
reduces throughput by up to 50% for large objects [69].
Unless mentioned otherwise, Vilamb uses a 512-page
batch size for checking/clearing dirty bits. To accurately
quantify Vilamb’s overheads, we pin it to the same core(s)
as the application. For single threaded applications such
as Redis, this means that the application and Vilamb run
on the same logical core (i.e., same hyper-thread). Each
data point in our results is an average of three runs with
root mean square error bars. We use a dual-socket Intel
Xeon Silver 4114 machine with Linux 4.4.0 kernel for
our experiments. The system has 192 GB DRAM, from
which we use 64 GB as emulated NVM [51].
4.1 Key Evaluation Takeaways
Key takeaways from our evaluation include:
• Vilamb is low-overhead. For example, Vilamb with
a 10 sec system-redundancy update period reduces
Redis’ YCSB throughput by only 0.1–6% in com-
parison to No-Redundancy.
• Vilamb significantly outperforms Pangolin. For
example, Vilamb has 3–5× higher insert through-
put than Pangolin for five PMDK key-value stores.
Even for low throughput applications like single
threaded Redis serving YCSB, Vilamb has up to
18% higher throughput than Pangolin.
• Vilamb significantly increases the MTTDL. For
example, Vilamb increases the MTTDL for PMDK
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Figure 4: YCSB with Redis – Throughput and read latency of YCSB workloads with Redis.
key-value stores by up to two orders of magnitude.
• Vilamb offers a tradeoff between performance and
time-to-coverage. For example, decreasing the de-
lay between system-redundancy updates from 5 sec
to 1 sec increases Redis’ YCSB-A MTTDL by 3×
but decreases the throughput by 10%.
• Vilamb’s battery requirements are low. Across all
of our workloads, the cost of batteries that Vilamb
requires never exceeds $10.
4.2 YCSB with Redis
Redis [55] is a widely used open-source NoSQL
DBMS. We modify it to use a DAX NVM file for its
data heap. Our implementation uses the libpmemobj li-
brary [25] from the Intel persistent memory development
kit (PMDK) [26] for No-Redundancy.
Modifying Redis to use Vilamb and Pangolin: For
Vilamb, we added 10 lines of initialization and cleanup
code in one file. The initialization code registers Redis’
NVM heap with Vilamb and sets the system-redundancy
update delay. To use Pangolin’s transactional API (which
is similar to but different than libpmemobj), we changed
346 lines of code across 10 files in Redis. Whereas most
of these changes were to the transactional interface (e.g.,
using pgl_tx_begin), we also had to modify Redis to
invoke Pangolin before reading data from an object (us-
ing pgl_get). Doing so enables Pangolin to determine
whether the object is in NVM or in DRAM and provide
Redis with the correct pointer.
Experimental Setup: We use three core YCSB work-
loads: YCSB-A (50:50 reads:updates), YCSB-B (95:5
reads:updates), and YCSB-C (read-only). We initialize
the DBMS with 1M (1×220) key-value pairs for a NVM
footprint of 10 GB and run the workloads for five min-
utes. The YCSB workload generator uses 20 threads and
runs on a different socket than Redis.
Results: Fig. 4 presents throughput and read latencies.
Vilamb reduces the throughput, in comparison to No-
Redundancy, by 0.1–6% for a system-redundancy update
period of 10 sec and by 1.6–17% for a period of 1 sec.
Increasing the delay for system-redundancy updates im-
proves Vilamb’s performance because it performs fewer
system-redundancy updates and hogs less CPU. With
aggressive system-redundancy updates every second, Vil-
amb increases the tail latency for YCSB-A because it
stalls Redis while updating system-redundancy on the
same core. This effect can be mitigated if Vilamb and
Redis were to run on separate cores.
Pangolin’s throughput is 13–18% lower than No-
Redundancy, with a higher overhead for more read-heavy
workloads. In addition to the overhead of updating
system-redundancy, Pangolin incurs overhead because
of two other factors, both related to its micro-buffering
design. First, on every object read, Pangolin probes a
cuckoo hash table to check whether the latest copy of the
object is in a DRAM micro-buffer or in NVM. Second,
when Redis adds an object to a transaction, Pangolin
copies the entire object to DRAM for micro-buffering,
rather than just the modified data ranges.
For the write-heavy workload YCSB-A, Pangolin out-
performs Vilamb with a system-redundancy update pe-
riod of 1 sec. This is because Pangolin’s micro-buffering
design enables it to perform checksum and parity updates
using the diff of the updated data. Pangolin uses the new
data in the DRAM micro-buffer and the old data in the
NVM to compute the data diff. In contrast, Vilamb has
to read the entire page to update the checksum, and also
read other pages in the stripe to update the parity. With 5
and 10 sec system-redundancy update periods, Vilamb
outperforms Pangolin by 5–7%.
For read-heavy workloads YCSB-B and YCSB-C, Vil-
amb reduces the throughput marginally (e.g., less than
2% for YCSB-C) whereas Pangolin reduces the through-
put by 18%. This is because even though the number of
system-redundancy updates reduce, Pangolin continues
to incur the additional overheads described above. For
example, Pangolin has to check whether the data is in
8
Pangolin Vilamb System-Redundancy Thread Period (sec)1 5 10 No-Redundancy
CTree BTree RBTree RTree HashMap
Data Structure
0
200
Th
ro
ug
hp
ut
(K
-o
ps
/s
ec
)
(a) Insert Throughput
CTree BTree RBTree RTree HashMap
Data Structure
0
100
200
Th
ro
ug
hp
ut
(K
-o
ps
/s
ec
)
(b) Remove Throughput
Pangolin Vilamb: 1 sec period No-Redundancy
1 2 4 8 16 32
Threads
0
1
2
Th
ro
ug
hp
ut
(M
-o
ps
/s
ec
)
(c) CTree Insert
1 2 4 8 16 32
Threads
0
2
4
6
Th
ro
ug
hp
ut
(M
-o
ps
/s
ec
)
(d) BTree Insert
1 2 4 8 16 32
Threads
0
1
2
Th
ro
ug
hp
ut
(M
-o
ps
/s
ec
)
(e) RBTree Insert
1 2 4 8 16 32
Threads
0
1
2
Th
ro
ug
hp
ut
(M
-o
ps
/s
ec
)
(f) RTree Insert
1 2 4 8 16 32
Threads
0
2
Th
ro
ug
hp
ut
(M
-o
ps
/s
ec
)
(g) HashMap Insert
Figure 5: PMDK Key-Value Stores – Throughput for insert-only, remove-only benchmarks with different PMDK key-value stores.
DRAM or NVM for object reads.
Pangolin’s moderate overhead (up to 18%) compared
to No-Redundancy and Vilamb is an artifact of Redis’ in-
efficiencies. In particular, Redis’ single-threaded design
causes it to have low performance (tens of thousands of
operations per sec) that does not fully expose the system-
redundancy update overheads. In the next section, we
show that multi-threaded key-value stores that perform
millions of operations per second benefit significantly
from Vilamb’s asynchronous approach.
4.3 PMDK Key-Value Stores
Intel persistent memory development kit (PMDK) [26]
implements NVM-optimized key-value stores and in-
cludes performance benchmarks.
Experimental Setup: Similar to Pangolin [69], we
use insert-only, and remove-only benchmarks for five
key-value stores: Crit-Bit Tree (CTree), BTree, Red-
Black Tree (RBTree), Range Tree (RTree) and chaining
hashmap (HashMap). We first re-create the experiment
and results from Pangolin [69] with a single-thread that
performs 5 million operations. We then use multiple
threads (1 to 32) with 100,000 operations per thread.
We modify the PMDK benchmark for multi-threaded
benchmarking. In the original implementation, the
threads synchronize using a coarse-grained lock; each
thread holds a lock over the entire data structure for the
entire duration of its transaction. Not surprisingly, the
coarse-grained lock leads to poor scaling. We modified
the implementation such that each thread maintains and
operates on its own instance of the data structure. All the
threads share the same NVM pool, but do not synchro-
nize their changes because they operate on different data.
Our modifications enabled close to linear scaling for the
baseline case of No-Redundancy.
Results: Figs. 5(a) and 5(b) show the throughput for
the insert-only and remove-only workloads when using
a single thread for the key-value store. Pangolin’s over-
heads are similar to those reported in their paper [69].
Vilamb’s performance improves with increasing delay
in system-redundancy updates. Of the five key-value
stores, both Pangolin and Vilamb have the highest over-
head in comparison to No-Redundancy for RTree because
RTree’s insertion touches the largest amount of data. For
the remove-only workload, Pangolin outperforms Vilamb
with 1 sec system-redundancy update period because re-
moving objects touches only a small amount of data and
Pangolin can efficiently update system-redundancy using
the diffs for small data.
Figs. 5(c) to 5(g) show the insert-only throughput
for the five key-value stores with increasing number
of threads. Increasing the number of threads updates
NVM data more aggressively and generates more system-
redundancy updates. This causes Pangolin to have up
to 80% lower throughput than No-Redundancy. Across
the the five key-value store, Vilamb has 3–5× higher
throughput than Pangolin when using 32 threads.
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Figure 6: NVM Transaction Latencies – Latencies for transactional allocation, overwriting, and deallocation.
4.4 NVM Transaction Microbenchmarks
Pangolin [69] introduced micro-benchmarks to mea-
sure the latency of transactional operations (allocation,
overwrite, and deallocation), and to measure the scalabil-
ity of overwriting NVM regions with multiple threads.
Experimental Setup: We perform each transactional
operation (allocation, overwrite, deallocation) 1 million
times for different sized objects in a single thread and
report the average latency. We use an NVM file of
10 GB for this. For scalability, we increase the num-
ber of threads with each thread overwriting 64-byte and
4 KB regions 200,000 times.
Results: Fig. 6 shows the latency for performing the
transactional operations using a single thread. For 64-
byte objects, Pangolin incurs 23%, 44%, and 30% higher
latency than No-Redundancy for allocation, overwrite,
and deallocation, respectively. In contrast, Vilamb with
a system-redundancy update period of 1 sec increases
the corresponding latencies by only 9%, 5%, and 3%;
increasing the system-redundancy update period further
reduces Vilamb’s latencies. Increasing the object sizes
increases the latency for all configurations, because more
data is touched (except for deallocation, in which only
metadata is updated). However, even for 4 KB objects,
Vilamb with a system-redundancy update period of 1 sec
has 13%–31% lower latencies than than Pangolin.
Fig. 7 shows the throughput for overwriting 64-byte
and 4 KB regions with increasing number of threads.
Vilamb scales close to No-Redundancy, with only up
to 25% lower throughput. In contrast, Pangolin has
up to 77% lower throughput. Pangolin’s experiments
with real NVM (in contrast to our DRAM-based emula-
tion) showed that No-Redundancy performance does not
scale well beyond 8 threads because of NVM’s limited
bandwidth [69]. However, even with 8 threads Vilamb’s
throughput is double of Pangolin’s. As NVM perfor-
mance improves and gets closer to DRAM performance,
the benefits of Vilamb’s asynchronous redundancy main-
tenance will become more pronounced. We also evalu-
ated overwriting with other intermediate data sizes (256
and 1024 bytes) and obtained similar trends.
4.5 Fio Microbenchmarks
This section evaluates Vilamb’s performance using
fio [5] microbenchmarks. We cannot evaluate Pangolin
using fio because fio’s NVM engine [20] does not use
object based transactions. Rather fio treats the entire
DAX-mapped file as a raw sequence of bytes. This il-
lustrates Pangolin’s programming model restriction. Ap-
plications that manage DAX-mapped data themselves,
either as raw data as in fio microbenchmarks or in a more
complex fashion like NVM databases [3], can benefit
from Pangolin only if they can be and are modified to
use its APIs.
Experimental Setup: Fio’s libpmem engine
reads/writes DAX NVM files at a cache line granularity.
We use write-only and read-only workloads with a 16 GB
file and three access patterns: uniform random, sequen-
tial, and Zipf. The workloads perform reads/writes equal
to the file size. The random and sequential workloads
choose previously unread/unwritten cache lines, conse-
quently reading/writing each cache line in the entire file
exactly once. We use a single thread and pin it to a logical
core along with Vilamb.
Results: Fig. 8 shows the throughput for the two work-
loads with three access patterns each. For write-only
workloads, Vilamb reduces throughput by 0.5–56% with
higher overheads for more frequent system-redundancy
updates. Vilamb’s overheads are highest for the random
workload and lowest for the sequential workload; sequen-
tial workloads offer the best opportunity to reduce com-
putations, because successive cache line writes belong to
the same page. Even for random workloads, the overhead
is only 10% with a system-redundancy update delay of
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Figure 7: NVM Overwrite Throughput
60 seconds. Vilamb reduces the throughput by only up to
3% for read-only workloads, demonstrating the efficacy
of its checking of dirty bits. Vilamb’s througput is higher
than No-Redundancy for the read-only sequential work-
load with an update period of more than 10 seconds; this
is an artifact of the experimental setup. While checking
for dirty bits, Vilamb populates the page table entries and
reduces the number of soft page faults. The performance
benefit of reduced soft page faults outweigh the overhead
of checking the dirty bits infrequently (i.e., with a period
of more than 10 seconds). This anamoulous inversion of
performance can be resolved by pre-populating the page
table entries for Vilamb as well.
4.6 Cost of Checking/Clearing Dirty Bits
To better understand the cost of checking and clearing
dirty bits, we break down the cost into its constituent
components: (i) system call, (ii) page table walk to de-
sired page table entries, (iii) reading/resetting the dirty
bits, and (iv) TLB invalidation after clearing dirty bits.
We also demonstrate the benefits of batching multiple
pages when checking and clearing the dirty bits.
Experimental Setup: We use the write-only fio work-
load with 64-byte writes and a uniform random access
pattern. We configure Vilamb to check/clear the dirty bits
every second. We measure the average amount of time
spent in each of the components for a single invocation
of Vilamb’s background thread. We vary the batch size
to demonstrate the impact of batching.
Results: Fig. 9(a) presents the time spent in various
components of checking and clearing dirty bits. The
batch size is set to 512 pages for this experiment. Dou-
bling the file size, and consequently the total number of
pages, roughly doubles the amount of time spent in each
of the components. This is because the number of sys-
tem calls, page walks, and reads of the dirty bits are all
directly proportional to the total number of pages. The
number of pages for which the dirty bit is cleared and the
number of TLB invalidations depend on the workload’s
access pattern. For the uniform random access workload,
these are also directly proportional to the total number of
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Figure 8: Fio Microbenchmarks – Throughputs for write-
only and read-only workloads with different access patterns.
pages.
Fig. 9(b) presents the impact of batch size for a 16 GB
file. As the batch size increases, the time spent in
checking/clearing dirty bits decreases with diminishing
marginal returns. This decrease is because the number of
system calls reduce and larger fractions of the page table
walks are shared between the pages in the same batch.
The benefits are diminishing with increasing batch size,
because of the fixed cost of reading all the dirty bits and
resetting the ones that are found to be set.
4.7 Battery Capacity Requirements
This section analyzes the cost of batteries required for
Vilamb to update the system-redundancy after a power
failure for various workloads. We consider two kinds of
batteries: ultra-capacitors that cost $2.85/KJ [44,64], and
lithium-ion batteries that cost $0.02/KJ [46, 64]. Conven-
tionally, datacenters use lithium-ion batteries; modern
datacenters additionally use ultra-capacitors because of
their higher energy efficiency and density [64]. We con-
sider servers with 500W [64] power usage.
For Redis with the write-heavy workload YCSB-A,
one iteration of Vilamb’s system-redundancy updates
takes 143 ms when performed every second and 562 ms
when performed every 10 seconds. These correspond to
less than 1 KJ of energy required, i.e. the cost would be
less than $2.85 when using ultra-capacitors and less than
$0.02 when using the conventional lithium-ion batteries.
This is the case for all PMDK key-value stores except
RTree as well. For RTree, because of its sparse and large
writes, Vilamb can require up to 5 seconds to update
the system-redundancy upon a power failure, requiring
2.5 KJ of energy. This corresponds to $7.2 in ultra-
capacitor cost or $0.05 lithium-ion battery cost. For fio,
even with the adversarial random write workload with a
system-redundancy update period of every 60 seconds,
Vilamb requires only 4.5 seconds after a power failure.
This translates to 2.25 KJ of required energy and $6.4 in
ultra-capacitor cost or $0.04 in lithium-ion battery cost.
The battery requirement, and the associated cost, can be
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Figure 9: Cost of Checking/Clearing Dirty Bits – 9(a) shows
the time spent in each component of checking/clearing dirty
bits for a batch size of 512 pages and increasing file sizes. 9(b)
shows that increasing the batch size reduces the time spent in
checking/clearing dirty bits with diminishing returns.
further reduced by limiting the number of pages that can
be dirty (i.e., with outdated system-redundancy) using
Viyojit’s [32] design.
4.8 Reliability Analysis
We now evaluate the increase in mean time to data loss
(MTTDL) over No-Redundancy when using Vilamb. For
No-Redundancy, a single page corruption causes data
loss. MT T DLNo−Redundancy = MT T FPAGEP , where P is the
number of pages in the system.
A page corruption affects data protected with Vilamb
in different ways. If the corruption affects a page that is
dirty, Vilamb would checksum the corruption, leading to
a silent data corruption. If the corruption affects a page
that is itself clean but belongs to a stripe with a dirty page
(hence, an outdated parity), Vilamb cannot recover the
page, causing a data loss. For a corruption that affects a
page that is itself clean and belongs to a stripe with all
clean pages, Vilamb can recover the page. In summary,
if the corruption affects a page in a vulnerable stripe,
i.e., a stripe with even one dirty page, it would lead to
data loss. MT T DLVilamb =
MT T FPAGE
V×N , where V is the
number of vulnerable stripes, and N is the number of
pages in a stripe. Vilamb increases the MT T DL by PV×N
in comparison to No-Redundancy.
We use the above to compute the increase in the
MTTDL with Vilamb over No-Redundancy for the vari-
ous applications and workloads described in § 4. Work-
load access patterns, i.e., the rate and locality of their data
updates determine the number of vulnerable stripes. We
emperically measure the average number of vulnerable
stripes for the various workloads and use that to com-
pute the increase in MTTDL. For Redis, Vilamb with a
system-redundancy update period of 1 sec increases the
MTTDL by 15× for the write-heavy workload YCSB-A
and 74× for the ready-heavy workload YCSB-B. In-
creasing the delay reduces the MTTDL, because a larger
fraction of data remains dirty (e.g., 21× and 13× for
YCSB-B with 5 sec and 10 sec period, respectively). For
PMDK’s key-value stores, Vilamb increases the MTTDL
by up to two orders of magnitude (e.g., 112× for RBTree
insert-only workload with 32 threads).
5 Conclusion
Vilamb provides low-overhead system-redundancy for
DAX NVM data by embracing an asynchronous ap-
proach. In doing so, Vilamb creates a tunable trade-off
between performance and time-to-coverage. For exam-
ple, decreasing the system-redundancy update delay from
5 seconds to 1 second reduces Vilamb’s throughput for
Redis with YCSB-A workload by 10% but also increases
the MTTDL by 3×. Vilamb’s asynchronous approach
amortizes the performance overhead of updating system-
redundancy over multiple data writes. As a result, Vil-
amb outperforms the state-of-the-art synchronous system-
redundancy solution, Pangolin, by up to 5×. Although
Vilamb’s delayed data coverage design is not suited for
all applications, it adds a high throughput option to the
suite of DAX NVM system-redundancy options available
to applications.
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